ABSTRACT
INTRODUCTION
A classical memory built-in self-test (MBIST) scheme contains [1] : (1) a memory BIST controller, (2) an address sequencer (or stepper), (3) a comparator for response checking, (4) a data generator for inserting test patterns, and (5) a MUX circuit feeding the memory during selftest. The leading position in memory BIST hold the March test algorithms [2] . A March algorithm consists of a set of simple operations such as write, read and compare that are performed iteratively for each memory cell.
Unlike March schemes, the pseudo-ring testing (PRT) is based on emulating a linear (or nonlinear) feedback shift register (LFSR) by the memory itself [3] . The idea of pseudo-ring or testing − π is to use a set of memory's cells as the register stages of LFSR and shift this virtual register across memory cells. Therefore, it is not the data that are shifting but the virtual LFSR is shifted relatively to data. Pseudo-ring test technique is suitable for a large spectrum of memory devices: one-and multiport, file registers and cash memory, bit-and word-oriented. Also, a "consistent" running of the virtual LFSR allows at-speed testing of embedded memories, this is important for many complex digital devices such as programmable logic devices (PLD), microprocessors and microcontrollers.
From structural point of view, the test − π scheme follows the classical MBIST architecture, but is not that sophisticated and complex. In this paper, the pseudo-ring testing schemes and algorithms will be analyzed. The features of PRT, the file registers and multi-port memories are presented in section 2. Software implementation of the microcsontrollers testing − π is considered in section 3. The paper ends with analysis of PRT fault coverage and concluding remarks.
THE SCHEMES OF PSEUDO-RING TESTING
Compact BIST schemes are based on probabilistic test pattern generation using LFSR [4] and output compaction using signature analyzer [5] . The pseudo-ring testing schemes can be implemented with or without signature analyzer. testing − Π schemes of both cases are presented in Fig. 1 . The memory cell in the ring scheme plays a role of the virtual feedback stage of LFSR (Fig. 1, a) . In the scan scheme all register stages connected to feedback are considered as cells of memories (Fig. 1, b ).
In the ring scheme (see Fig. 1 , a) the Signature Analyzer is used to detect some memory faults that can be "omitted" by virtual LFSR during a iteration − π . It is easy to see, the Signature Analyzer can be an external one. In the scan test mode the shift register ShReg (see Fig. 1,b) is only used for temporary data storage. So, ShReg-unit is the copy of the virtual register of LFSR, emulated by cells of memory. When the number of RAM ports is equal to register length, there is no need to use the register ShReg.
The signal Read/Write is generated, e.g. by GenA, in correspondence with RAM specification. At each clock of time the virtual register is shifted relatively to data. Address generator or sequencer GenA determines the trajectory of LFSR shifting. Three types of trajectories can be selected: counting up, counting down or pseudorandom. It's necessary to outline that in some works (for example, [6, 7] ) is mentioned, that use of different initial conditions such as address order or background changing can increase the test quality of the March algorithm.
In addition to the three parameters, specified in the Introduction, to control the testing − π can be used another, fourth, parameter namely the input or input-output inversion of data. Inversion of data allows extending the variety of automaton states, which are not specific for classical LFSR. For example, double inversion (input-output) of data allows crossing LFSR through states 11…1 (full in the memory array by ones). As a consequence the iteration − π can simulate the March algorithms.
Tested memory can be either bit-or word-oriented. PRT scheme, i.e. automaton, is a classical LFSR that process data over Galois field GF(2), when RAM is bit-oriented. Automaton is a socalled General LFSR [8] that processes data over extended GF . Obviously, the value k is multiple to the size N of memory array. In following subsections the specifics of PRT schemes implementation for different memory type are presented and described.
Pseudo-Ring Testing of Small Embedded RAM
In Fig (1) or (2) depends on hypothesis about faults: intra-or inter-words.
For the first LFSR type the hardware overhead will be equal to m 2-inputs XOR-gates. For the second LFSR type hardware overhead will be the same as for LFSR (1) testing − Π is defined as follows: by computer-aided design tools [9] the test sequences are generated, simulated and verified for a prescribed list of faults. Further, the prepared tests are feed to Address and Data chain inputs. The Address and Data chains are synchronized separately (synchronizations inputs are not shown in Fig. 2 ). This feature allows to schedule testing − π to detect various faults types. For example, as was shown in [9] , the corresponding control and configuration of 
Pseudo-Ring Testing of Multi-Port Memory
Most of the multi-port memory circuits are word-oriented. Two-port memory will be used further to illustrate the synthesis of PRT scheme. Among all possible designs of PRT for two-port RAM, in [10] 2 4 ) is shown in Fig. 3 .
Test iteration, shown in Fig. 3 , has an equivalent description in memory test language:
, where {…} signifies the iterative performing of the included operation, w (.) is the write to address (.) , (.) r is the read from address (.) , and symbol ⊕ signs the sum modulo ) (z q . For example, the polynomial It is well known that multiplication with a constant over Galois field is implemented by a combinational circuit [11] . Thus, the operation sum modulo ) (z q is accomplished by not "costly" logical circuit.
To facilitate testing − π a modification of the standard two-port (A and B) memory architecture is proposed. This modification needs: (1) allowing the "conversion" of the existent address registers RgAddr to counters and (2) additional hardware overhead of specific XORlogic on RAM chip area, i.e. block ⊕. Generic VHDL entities were elaborated to generate the corresponding units of testing − π scheme for bit-oriented as well as for word-oriented RAMs. The supplementary hardware overhead is negligible. r is the number of iteration − π . In [3] was proved that for hard-to-detect, namely single, faults the optimal number of π-iterations is bounded below by value 1 + k . It up to the testengineer only to find the optimal parameters of PRT for a prescribed set of RAM faults. Analyzed in this section testing − π schemes allow extending the pseudo-ring test technique for embedded memory of microcontrollers.
PSEUDO-RING TESTING FOR MICROCONTROLLER
The application note [12] describes the Cyclic Redundancy Check (CRC) based algorithm for testing the program memory of AVR RISC microcontrollers. The article [13] focuses on adaptation of March bit-oriented algorithm for at-speed BIST the Atmel AVR-controllers. In this Figure 3 . Diagram of the pseudo-ring testing with glfsr.
section the peculiarities of the implementation of pseudo-ring AVR-microcontrollers self-testing is described.
LFSR's structure will be "assembled" by the microcontroller registers, the polynomial algebra operations -multiplication and addition, will be performed by using built-in flash EEPROM memory. To read the contents of flash memory cells will use the LPM instruction (loap program memory) that load a data byte from the FLASH program memory into the register file. The register Z − in register file is used to access the program memory. Fig. 4 ). Algorithm of checksum calculation will run as follows: Beginning with the first cell of program memory with address 0 = i , clock by clock the content of the two GLFSR stages are summed modulo ) (z q , and the result is XOR-ed with value of the th i − memory cell. The GLFSR is shifted, so the less significant word (LSW) is moved in the most significant word (MSW), and the result, obtained in previous calculus, is saved in the LSW stage. The corresponding listing of AVR-subroutine of the above algorithm is shown in Fig. 5 .
The subroutine PiSign is called from main program as listed below:
.include "8515def. About 385000 cycles are required to run the program outlined above. The elaborated program is a draft aimed to run on the simulator. Therefore, it does not take into account peculiarities of read and write in the EEPROM of various members of the AVR family. Based on described algorithm of testing − π EEPROM-memory of the AVR-controller, we have also developed algorithms and corresponding programs to PRT BIST other types of memory of the microcontroller.
Speed related faults detection is one of the aims of embedded built-in self-test program. A way to detect these faults is by using back-to-back (BtB) memory cycles. To provide this "desideratum" one must follow the BtB recommendations contained in the [13] , but adapted to the psedo-ring testing. In addition to at-speed testing of microcontroller, also arouse interest the testing of static faults. one-port SRAM in [14] . For PRT simulation were applied the tools described in [9] , and the ring scheme shown in Fig. 1, a) Underline that the obtained results are "reliable" for one-bit oriented memories with arbitrary array size. As can be seen from Table II , there are such type of faults for which the estimation R of LFSR is higher than estimation R of SA, and vice versa. It is necessary to mention that for memory chips more than 150 of possible faults are known [14] .
FAULT COVERAGE OF THE PSEUDO-RING TESTING

CONCLUSIONS
Pseudo-ring testing (PRT) is a new technique to built-in self-testing of different type of memory circuits, and to (embedded) self-testing the memories of microcontroller units (MCU) and (micro) processors. The PRT or testing − π is based on emulation of a linear automaton such as linear feedback shift register by memory itself. Therefore, rich theory of linear automaton can be utilized to solve pressing BIST problems. As a result, test-engineers get a powerful methodological tool to organize, control and manipulate the RAM test procedure.
Two basic schemes -ring and scan, of testing − π are presented in this paper. Relative to the memory chip the PRT-schemes can be implemented externally, internally or mixed. In all cases, a few hardware overhead are needed for scan or ring scheme implementation. In some cases, just an extension of inbuilt memory components abilities may be sufficient.
The proposed schemes are suitable both for bit-oriented as well as for word-oriented memories and provide adequate architecture support to allow interfacing with known BIST standard, e.g. One of the distinct features of the described PRT in this paper is that the quality estimation of testing − π is performed at the end of PRT by comparing the final of the emulated automaton with the expected one. This feature allows at-speed testing, which is also important for microcontrollers' embedded testing. An example of AVR-controller embedded testing − π is shown in this article. The example is implemented in assembler language and is about 40% shorter than the known Cyclic Redundancy Checking ATMEL-program.
